Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ciphercount Download
 Description: A simple password-controlled stopwatch the vhdl code, 6 digit LED display, a top-level files and the underlying documents, when the password is: 00001111, in order to increase the count when the password is: 11110000, in order to reduce the count when the password is : 11001100, stop counting.
 Downloaders recently: [More information of uploader 986074081]
 To Search:
File list (Check if you may need any files):
密码控制的跑表.doc
    

CodeBus www.codebus.net