Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 4_12_SISO Download
 Description: data path is serial input and data serial output for verilog code
 Downloaders recently: [More information of uploader keep362]
 To Search:
File list (Check if you may need any files): 
4_12_SISO\SISO.V
.........\SISO_test.v

CodeBus www.codebus.net