Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: nandH_10 Download
 Description: Here is a disign which can make ten nand2 standand logic gate shock by itself
 Downloaders recently: [More information of uploader hgl0311]
 To Search:
File list (Check if you may need any files):
nandH_10\db\logic_util_heursitic.dat
........\..\nand_h10.cbx.xml
........\..\nand_h10.cmp.rdb
........\..\nand_h10.db_info
........\..\nand_h10.eco.cdb
........\..\nand_h10.hif
........\..\nand_h10.map.qmsg
........\..\nand_h10.map_bb.hdb
........\..\nand_h10.pre_map.hdb
........\..\nand_h10.sld_design_entry.sci
........\..\nand_h10.smart_action.txt
........\..\nand_h10.tis_db_list.ddb
........\..\prev_cmp_nand_h10.map.qmsg
........\..\prev_cmp_nand_h10.qmsg
........\incremental_db\README
........\nand_h10.flow.rpt
........\nand_h10.map.rpt
........\nand_h10.map.summary
........\nand_h10.qpf
........\nand_h10.qsf
........\nand_h10.qws
........\nand_h10.vhd
........\nand_h10.vhd.bak
........\incremental_db\compiled_partitions
........\db
........\incremental_db
nandH_10
    

CodeBus www.codebus.net