Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AdderE-modelSim Download
 Description: Full adder ModelSim project, modelsim simulation model can be run under the quartus
 To Search:
File list (Check if you may need any files):
AdderE modelSim\AdderE.prd
...............\AdderE.prj
...............\AdderE.vhd
...............\AdderE_sim.cr.mti
...............\AdderE_sim.mpf
...............\Full_Adder.vhd
...............\vish_stacktrace.vstf
...............\vsim.wlf
...............\work\_info
...............\....\full_adder\syn.asm
...............\....\..........\syn.dat
...............\....\..........\_primary.dat
...............\....\addere\syn.asm
...............\....\......\syn.dat
...............\....\......\_primary.dat
...............\rev_1\.recordref
...............\.....\AdderE.asm.rpt
...............\.....\AdderE.done
...............\.....\AdderE.fit.eqn
...............\.....\AdderE.fit.rpt
...............\.....\AdderE.fit.summary
...............\.....\AdderE.flow.rpt
...............\.....\AdderE.fse
...............\.....\AdderE.map.eqn
...............\.....\AdderE.map.rpt
...............\.....\AdderE.map.summary
...............\.....\AdderE.pin
...............\.....\AdderE.pof
...............\.....\AdderE.qpf
...............\.....\AdderE.qsf
...............\.....\AdderE.qws
...............\.....\AdderE.sof
...............\.....\AdderE.srd
...............\.....\AdderE.srm
...............\.....\AdderE.srr
...............\.....\AdderE.srs
...............\.....\AdderE.sxr
...............\.....\AdderE.tan.rpt
...............\.....\AdderE.tan.summary
...............\.....\AdderE.tcl
...............\.....\AdderE.tlg
...............\.....\AdderE.vqm
...............\.....\AdderE.vtc
...............\.....\AdderE.xrf
...............\.....\AdderE_cons.tcl
...............\.....\AdderE_rm.tcl
...............\.....\AdderE_rm_prev.tcl
...............\.....\cmp_state.ini
...............\.....\myresults.tao
...............\.....\rpt_AdderE.areasrr
...............\.....\verif\AdderE.vif
...............\.....\syntmp\AdderE.plg
...............\.....\lec\AdderE.vlc
...............\.....\...\AdderE.vmc
...............\.....\...\AdderE.vsc
...............\.....\db\AdderE.asm.qmsg
...............\.....\..\AdderE.cbx.xml
...............\.....\..\AdderE.cmp.cdb
...............\.....\..\AdderE.cmp.hdb
...............\.....\..\AdderE.cmp.rdb
...............\.....\..\AdderE.cmp.tdb
...............\.....\..\AdderE.cmp0.ddb
...............\.....\..\AdderE.db_info
...............\.....\..\AdderE.eco.cdb
...............\.....\..\AdderE.fit.qmsg
...............\.....\..\AdderE.hier_info
...............\.....\..\AdderE.hif
...............\.....\..\AdderE.map.cdb
...............\.....\..\AdderE.map.hdb
...............\.....\..\AdderE.map.qmsg
...............\.....\..\AdderE.pre_map.cdb
...............\.....\..\AdderE.pre_map.hdb
...............\.....\..\AdderE.psp
...............\.....\..\AdderE.rtlv.hdb
...............\.....\..\AdderE.rtlv_sg.cdb
...............\.....\..\AdderE.rtlv_sg_swap.cdb
...............\.....\..\AdderE.sgdiff.cdb
...............\.....\..\AdderE.sgdiff.hdb
...............\.....\..\AdderE.signalprobe.cdb
...............\.....\..\AdderE.sld_design_entry.sci
...............\.....\..\AdderE.sld_design_entry_dsc.sci
...............\.....\..\AdderE.syn_hier_info
...............\.....\..\AdderE.tan.qmsg
...............\.....\..\AdderE_cmp.qrpt
...............\AdderE_lib\_info
...............\work\full_adder
...............\....\addere
...............\rev_1\verif
...............\.....\syntmp
...............\.....\lec
...............\.....\db
...............\work
...............\rev_1
...............\AdderE_lib
AdderE modelSim
    

CodeBus www.codebus.net