DLL\512 mb ddr2 sdram using a digital dll and aslew rate controlled output buffer.pdf
...\A wide-range delay-locked loop with a fixed latency of one clock cycle.pdf
DLL