Title:
Verilog-to-VHDL-translator
Download
Description: Describes a Verilog to VHDL translator design and implementation. Verilog module into first intermediate format, then translated according to predefined rules to generate functional equivalent VHDL design entity. The translator currently supports only a subset of Verilog. By Verilog-to-VHDL, makes the Verilog. Mixed VHDL Verilog design environment design reuse possible.
To Search:
File list (Check if you may need any files):
Verilog-to-VHDL translator.pdf
