Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Cllk20Mto10 Download
  • Category:
  • Document
  • Tags:
  • [Text]
  • File Size:
  • 1kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • fyan
 Description: Divider, the clock signal frequency 20Hz to 10Hz
 Downloaders recently: [More information of uploader fyan]
 To Search:
File list (Check if you may need any files): 
Cllk20Mto10.txt

CodeBus www.codebus.net