Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ledwatertest Download
 Description: Written in a flowing light with verilog program more useful for beginners, mainly for the understanding of the state machine transition.
 Downloaders recently: [More information of uploader ying754]
 To Search:
File list (Check if you may need any files):
ledwatertest\ledwater.cr.mti
............\ledwater.mpf
............\ledwater.v
............\ledwater.v.bak
............\ledwater1.v
............\ledwater1.v.bak
............\test1.v
............\test1.v.bak
............\top.v
............\top.v.bak
............\transcript
............\vsim.wlf
............\work\ledwater1\verilog.asm
............\....\.........\_primary.dat
............\....\.........\_primary.vhd
............\....\top\verilog.asm
............\....\...\_primary.dat
............\....\...\_primary.vhd
............\....\_info
............\....\ledwater1
............\....\top
............\work
ledwatertest
    

CodeBus www.codebus.net