Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: biyeshejiyuandaima Download
 Description: Smart features a bell system source code Title Name: FPGA-based design of intelligent systems ringing the basic requirements: 1, the basic timing and display functions (with 12 hexadecimal display): Includes logo on the afternoon 2, to set the current time 3 , rang the bell to achieve the basic functions, provides: 06:00 am wake up bell ringing 5s, stop 2s, call bell 5s 10:00 pm lights out bell ringing 5s, stop 2s, call bell 5s. Key research questions: the module division, and to achieve the function of each module
 Downloaders recently: [More information of uploader 330238881]
 To Search:
File list (Check if you may need any files):
biyeshejiyuandaima.doc
    

CodeBus www.codebus.net