Description: Delay Modeling Verilog Design Example-8-2 design engineering subdirectory under the directory, the directory contains the following content. 1. Blocking_LHS_Delay: blocking assignment left-style delay. 2. Blocking_RHS_Delay: blocking assignment the right-style delay. 3. NonBlocking_LHS_Delay: non-blocking assignment left-style delay. 4. NonBlocking_RHS_Delay: non-blocking assignment of the right-style delay.
To Search:
File list (Check if you may need any files):
Example-8-2\Blocking_LHS_Delay\sim.do
...........\..................\tb.v
...........\..................\wave.do
...........\.........RHS_Delay\sim.do
...........\..................\tb.v
...........\..................\wave.do
...........\NonBlocking_LHS_Delay\sim.do
...........\.....................\tb.v
...........\.....................\wave.do
...........\............RHS_Delay\sim.do
...........\.....................\tb.v
...........\.....................\wave.do
...........\示例说明.doc
...........\Blocking_LHS_Delay
...........\Blocking_RHS_Delay
...........\NonBlocking_LHS_Delay
...........\NonBlocking_RHS_Delay
Example-8-2
Download