Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: timescale-1ns Download
 Description: this is a clolk controlled by continuious pulse.it can timing from 00:00:00 to 23:59:59.
 Downloaders recently: [More information of uploader 836903325]
 To Search:
File list (Check if you may need any files): 
timescale 1ns.doc

CodeBus www.codebus.net