Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: rtl Download
 Description: General Digital Clock Clock setting with Switch – Use Key_up and Key_down key to change the number – Use Key_right and Key_left key to change the position – Use set key to start Clock Alarm Function – Use Alarm key to set Alarm clock Alarm On/Off Function Stop Watch(1/100 sec) Function – Use SW_Start/Stop key to start and stop Stop Watch count – Use SW_Reset key to reset Stop Watch count
 Downloaders recently: [More information of uploader zxj19870903]
 To Search:
File list (Check if you may need any files):
rtl\alarm.vhd
...\clk_div.vhd
...\clock.vhd
...\control.vhd
...\C_Seg_Driver.vhd
...\dip_control.vhd
...\key.vhd
...\sg_disp.vhd
...\stop_watch.vhd
...\TOP.vhd
rtl
    

CodeBus www.codebus.net