Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: count Download
 Description: Chittagong short term internship program CPLD reversible binary counter 10, with an addition and subtraction DIP switch control: when the input is 0 plus count, when the input is 1 when counting down DIP switch with a clear synchronization Zero control: input 0 is cleared, enter the normal count is 1. Results count digital display
 Downloaders recently: [More information of uploader 329206242]
 To Search:
File list (Check if you may need any files):
count.docx
    

CodeBus www.codebus.net