Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: code_lock Download
 Description: Verilog language setting with a simple lock, when the order of input 137966, the password is correct, led lights.
 Downloaders recently: [More information of uploader myfriend88]
 To Search:
File list (Check if you may need any files): 
code_lock.v

CodeBus www.codebus.net