Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: chap8 Download
 Description: This program is about learning the language of the case VERILOG to allow readers to quickly master the basic syntax of the language VERILOG, operation, etc.
 To Search:
File list (Check if you may need any files):
chap8
.....\add8_tp.v
.....\carry_udp.v
.....\carry_udpx1.v
.....\carry_udpx2.v
.....\count8_tp.v
.....\delay.v
.....\dff.v
.....\dff_udp.v
.....\latch.v
.....\mult_tp.v
.....\mux31.v
.....\mux_tp.v
.....\random_tp.v
.....\rom.v
.....\test1.v
.....\test2.v
.....\time_dif.v
    

CodeBus www.codebus.net