Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: chap7 Download
 Description: This program is about learning the language of the case VERILOG to allow readers to quickly master the basic syntax of the language VERILOG, operation, etc.
 To Search:
File list (Check if you may need any files):
chap7
.....\add4_1.v
.....\add4_2.v
.....\add4_3.v
.....\count4.v
.....\full_add1.v
.....\full_add2.v
.....\full_add3.v
.....\full_add4.v
.....\full_add5.v
.....\half_add1.v
.....\half_add2.v
.....\half_add3.v
.....\half_add4.v
.....\mux2_1a.v
.....\mux2_1b.v
.....\mux2_1c.v
.....\mux4_1a.v
.....\mux4_1b.v
.....\mux4_1c.v
.....\mux4_1d.v
    

CodeBus www.codebus.net