Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: chap5 Download
 Description: This program is about learning the language of the case VERILOG to allow readers to quickly master the basic syntax of the language VERILOG, operation, etc.
 To Search:
File list (Check if you may need any files):
chap5
.....\adder.v
.....\adder16.v
.....\alu.v
.....\block.v
.....\buried_ff.v
.....\compile.v
.....\count.v
.....\count60.v
.....\decode4_7.v
.....\loop1.v
.....\loop2.v
.....\loop3.v
.....\mult_for.v
.....\mult_repeat.v
.....\mux21_1.v
.....\mux21_2.v
.....\mux4_1.v
.....\mux_casez.v
.....\non_block.v
.....\test.v
.....\voter7.v
.....\wave1.v
.....\wave2.v
    

CodeBus www.codebus.net