Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab1 Download
 Description: In this study, the basic design of the main gates, including two input AND gate, two input NAND gate, two input OR gate, the two input NOR gate, the two input XOR gate with two input OR gate.
 Downloaders recently: [More information of uploader midou900629]
 To Search:
File list (Check if you may need any files):
lab1.vhd
    

CodeBus www.codebus.net