Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: led_flow Download
 Description: Use of state machine 8 in order to Marquee, the time interval for the 1S, the input clock is 50MHz.
 Downloaders recently: [More information of uploader letter.tung]
 To Search:
File list (Check if you may need any files): 
led_flow.vhd

CodeBus www.codebus.net