Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ch01 Download
 Description: 1 bit comparator Consider a 1-bit equality comparator with two inputs, i 0 and ii, and an output, eq. The eq signal is asserted when i0 and il are equal truth table: input output iOil eq 0 0 1 0 1 0 1 0 0 1 1 1
 To Search:
File list (Check if you may need any files):
ch01\list_ch01_01_eq1.vhd
....\list_ch01_02_03_04_eq2.vhd
....\list_ch01_05_tb.vhd
ch01
    

CodeBus www.codebus.net