Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: zq_100us Download
 Description: Use VHDL to achieve an even frequency, designed to achieve such a duty cycle of any even frequency, such as the duty cycle divide any odd number, ranging from any duty semi-integer frequency divider of the more common and carried out by QuartusII functional simulation.
 Downloaders recently: [More information of uploader ltbebeto2002]
 To Search:
File list (Check if you may need any files):
zq_100us(偶数分频).vhd
    

CodeBus www.codebus.net