Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sc Download
 Description: Lock can be password and the password comparison, the wrong password three times the lock and alarm
 Downloaders recently: [More information of uploader 308622726]
 To Search:
File list (Check if you may need any files):
0951100308 单益峰\clk_1s.asm.rpt
.................\clk_1s.bsf
.................\clk_1s.done
.................\clk_1s.fit.rpt
.................\clk_1s.fit.smsg
.................\clk_1s.fit.summary
.................\clk_1s.flow.rpt
.................\clk_1s.map.rpt
.................\clk_1s.map.summary
.................\clk_1s.pin
.................\clk_1s.pof
.................\clk_1s.qpf
.................\clk_1s.qsf
.................\clk_1s.qws
.................\clk_1s.sof
.................\clk_1s.tan.rpt
.................\clk_1s.tan.summary
.................\clk_1s.v
.................\db\clk_1s.asm.qmsg
.................\..\clk_1s.cbx.xml
.................\..\clk_1s.cmp.bpm
.................\..\clk_1s.cmp.cdb
.................\..\clk_1s.cmp.ecobp
.................\..\clk_1s.cmp.hdb
.................\..\clk_1s.cmp.kpt
.................\..\clk_1s.cmp.logdb
.................\..\clk_1s.cmp.rdb
.................\..\clk_1s.cmp.tdb
.................\..\clk_1s.cmp0.ddb
.................\..\clk_1s.cmp_merge.kpt
.................\..\clk_1s.db_info
.................\..\clk_1s.eco.cdb
.................\..\clk_1s.fit.qmsg
.................\..\clk_1s.hier_info
.................\..\clk_1s.hif
.................\..\clk_1s.lpc.html
.................\..\clk_1s.lpc.rdb
.................\..\clk_1s.lpc.txt
.................\..\clk_1s.map.bpm
.................\..\clk_1s.map.cdb
.................\..\clk_1s.map.ecobp
.................\..\clk_1s.map.hdb
.................\..\clk_1s.map.kpt
.................\..\clk_1s.map.logdb
.................\..\clk_1s.map.qmsg
.................\..\clk_1s.map_bb.cdb
.................\..\clk_1s.map_bb.hdb
.................\..\clk_1s.map_bb.logdb
.................\..\clk_1s.pre_map.cdb
.................\..\clk_1s.pre_map.hdb
.................\..\clk_1s.rtlv.hdb
.................\..\clk_1s.rtlv_sg.cdb
.................\..\clk_1s.rtlv_sg_swap.cdb
.................\..\clk_1s.sgdiff.cdb
.................\..\clk_1s.sgdiff.hdb
.................\..\clk_1s.sld_design_entry.sci
.................\..\clk_1s.sld_design_entry_dsc.sci
.................\..\clk_1s.syn_hier_info
.................\..\clk_1s.tan.qmsg
.................\..\clk_1s.tis_db_list.ddb
.................\..\clk_1s.tmw_info
.................\..\clk_1s_global_asgn_op.abo
.................\..\mms.asm.qmsg
.................\..\mms.cbx.xml
.................\..\mms.cmp.cdb
.................\..\mms.cmp.hdb
.................\..\mms.cmp.kpt
.................\..\mms.cmp.logdb
.................\..\mms.cmp.rdb
.................\..\mms.cmp.tdb
.................\..\mms.cmp0.ddb
.................\..\mms.db_info
.................\..\mms.eco.cdb
.................\..\mms.fit.qmsg
.................\..\mms.hier_info
.................\..\mms.hif
.................\..\mms.lpc.html
.................\..\mms.lpc.rdb
.................\..\mms.lpc.txt
.................\..\mms.map.cdb
.................\..\mms.map.hdb
.................\..\mms.map.logdb
.................\..\mms.map.qmsg
.................\..\mms.pre_map.cdb
.................\..\mms.pre_map.hdb
.................\..\mms.rtlv.hdb
.................\..\mms.rtlv_sg.cdb
.................\..\mms.rtlv_sg_swap.cdb
.................\..\mms.sgdiff.cdb
.................\..\mms.sgdiff.hdb
.................\..\mms.sld_design_entry.sci
.................\..\mms.sld_design_entry_dsc.sci
.................\..\mms.syn_hier_info
.................\..\mms.tan.qmsg
.................\..\mms.tis_db_list.ddb
.................\..\mms.tmw_info
.................\..\mms1.asm.qmsg
.................\..\mms1.cbx.xml
.................\..\mms1.cmp.bpm
.................\..\mms1.cmp.cdb
    

CodeBus www.codebus.net