Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: eetop.cn_DDS_CORDIC_eetop Download
 Description: Digital verilog design can be a good number of CORDIC algorithm to provide guidance for students
 Downloaders recently: [More information of uploader wy3121685]
 To Search:
File list (Check if you may need any files): 
cordic_cell.v
cordic_pipelined.v
DDS_CORDIC.v
sr.v
DDS_CORDIC_tb.v
DDS_CORDIC_eetop.m
cordic_cell.m

CodeBus www.codebus.net