Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lowpower-multiplier Download
 Description: it is an unsigned 32bit multiplier.100000 benchmarks have been tested and all of them passed. With smic 0.13um process library, after disign complier analysis, the clock period is 8ns,and the power consumption is only 635uw
 Downloaders recently: [More information of uploader opq123624]
 To Search:
File list (Check if you may need any files):
multiplier_tb.v
adder64.v
adder64_tb.v
carry_saved_multiplier.v
full_adder.v
half_adder.v
    

CodeBus www.codebus.net