Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: digital-clock Download
 Description: digital clock by verilog
 Downloaders recently: [More information of uploader nedbedo]
 To Search:
File list (Check if you may need any files):
db\logic_util_heursitic.dat
..\part2.asm.qmsg
..\part2.asm.rdb
..\part2.asm_labs.ddb
..\part2.cbx.xml
..\part2.cmp.bpm
..\part2.cmp.cdb
..\part2.cmp.ecobp
..\part2.cmp.hdb
..\part2.cmp.kpt
..\part2.cmp.logdb
..\part2.cmp.rdb
..\part2.cmp.tdb
..\part2.cmp0.ddb
..\part2.cmp_merge.kpt
..\part2.db_info
..\part2.eco.cdb
..\part2.eda.qmsg
..\part2.eds_overflow
..\part2.fit.qmsg
..\part2.fnsim.hdb
..\part2.fnsim.qmsg
..\part2.hier_info
..\part2.hif
..\part2.lpc.html
..\part2.lpc.rdb
..\part2.lpc.txt
..\part2.map.bpm
..\part2.map.cdb
..\part2.map.ecobp
..\part2.map.hdb
..\part2.map.kpt
..\part2.map.logdb
..\part2.map.qmsg
..\part2.map_bb.cdb
..\part2.map_bb.hdb
..\part2.map_bb.logdb
..\part2.pre_map.cdb
..\part2.pre_map.hdb
..\part2.rtlv.hdb
..\part2.rtlv_sg.cdb
..\part2.rtlv_sg_swap.cdb
..\part2.sgdiff.cdb
..\part2.sgdiff.hdb
..\part2.sim.cvwf
..\part2.sim.hdb
..\part2.sim.qmsg
..\part2.sim.rdb
..\part2.simfam
..\part2.sld_design_entry.sci
..\part2.sld_design_entry_dsc.sci
..\part2.smart_action.txt
..\part2.syn_hier_info
..\part2.tan.qmsg
..\part2.tis_db_list.ddb
..\part2.tmw_info
..\prev_cmp_part2.asm.qmsg
..\prev_cmp_part2.eda.qmsg
..\prev_cmp_part2.fit.qmsg
..\prev_cmp_part2.map.qmsg
..\prev_cmp_part2.qmsg
..\prev_cmp_part2.sim.qmsg
..\prev_cmp_part2.tan.qmsg
..\wed.wsf
incremental_db\compiled_partitions\part2.root_partition.cmp.cdb
..............\...................\part2.root_partition.cmp.dfp
..............\...................\part2.root_partition.cmp.hdb
..............\...................\part2.root_partition.cmp.kpt
..............\...................\part2.root_partition.cmp.logdb
..............\...................\part2.root_partition.cmp.rcfdb
..............\...................\part2.root_partition.cmp.re.rcfdb
..............\...................\part2.root_partition.map.cdb
..............\...................\part2.root_partition.map.dpi
..............\...................\part2.root_partition.map.hdb
..............\...................\part2.root_partition.map.kpt
..............\README
simulation\modelsim\part2.sft
..........\........\part2.vo
..........\........\part2_modelsim.xrf
..........\........\part2_v.sdo
timing\primetime\part2.vo
......\.........\part2_pt_v.tcl
......\.........\part2_v.sdo
part2.asm.rpt
part2.done
part2.dpf
part2.eda.rpt
part2.fit.rpt
part2.fit.summary
part2.flow.rpt
part2.map.rpt
part2.map.smsg
part2.map.summary
part2.pin
part2.pof
part2.qpf
part2.qsf
part2.sim.rpt
part2.sof
part2.tan.rpt
    

CodeBus www.codebus.net