Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sign Download
 Description: failed to translate
 Downloaders recently: [More information of uploader 1007955439]
 To Search:
File list (Check if you may need any files):
siggen.rar
问题一 报告.doc
siggen\db\logic_util_heursitic.dat
......\..\prev_cmp_siggen.qmsg
......\..\siggen.amm.cdb
......\..\siggen.asm.qmsg
......\..\siggen.asm.rdb
......\..\siggen.asm_labs.ddb
......\..\siggen.cbx.xml
......\..\siggen.cmp.bpm
......\..\siggen.cmp.cdb
......\..\siggen.cmp.hdb
......\..\siggen.cmp.kpt
......\..\siggen.cmp.logdb
......\..\siggen.cmp.rdb
......\..\siggen.cmp0.ddb
......\..\siggen.cmp1.ddb
......\..\siggen.cmp_merge.kpt
......\..\siggen.db_info
......\..\siggen.eda.qmsg
......\..\siggen.fit.qmsg
......\..\siggen.hier_info
......\..\siggen.hif
......\..\siggen.idb.cdb
......\..\siggen.lpc.html
......\..\siggen.lpc.rdb
......\..\siggen.lpc.txt
......\..\siggen.map.bpm
......\..\siggen.map.cdb
......\..\siggen.map.hdb
......\..\siggen.map.kpt
......\..\siggen.map.logdb
......\..\siggen.map.qmsg
......\..\siggen.map_bb.cdb
......\..\siggen.map_bb.hdb
......\..\siggen.map_bb.logdb
......\..\siggen.pre_map.cdb
......\..\siggen.pre_map.hdb
......\..\siggen.rpp.qmsg
......\..\siggen.rtlv.hdb
......\..\siggen.rtlv_sg.cdb
......\..\siggen.rtlv_sg_swap.cdb
......\..\siggen.sgate.rvd
......\..\siggen.sgate_sm.rvd
......\..\siggen.sgdiff.cdb
......\..\siggen.sgdiff.hdb
......\..\siggen.sld_design_entry.sci
......\..\siggen.sld_design_entry_dsc.sci
......\..\siggen.smart_action.txt
......\..\siggen.smp_dump.txt
......\..\siggen.sta.qmsg
......\..\siggen.sta.rdb
......\..\siggen.sta_cmp.8_slow.tdb
......\..\siggen.syn_hier_info
......\..\siggen.tis_db_list.ddb
......\incremental_db\compiled_partitions\siggen.db_info
......\..............\...................\siggen.root_partition.cmp.cbp
......\..............\...................\siggen.root_partition.cmp.cdb
......\..............\...................\siggen.root_partition.cmp.dfp
......\..............\...................\siggen.root_partition.cmp.hdb
......\..............\...................\siggen.root_partition.cmp.kpt
......\..............\...................\siggen.root_partition.cmp.logdb
......\..............\...................\siggen.root_partition.cmp.rcfdb
......\..............\...................\siggen.root_partition.cmp.re.rcfdb
......\..............\...................\siggen.root_partition.map.cbp
......\..............\...................\siggen.root_partition.map.cdb
......\..............\...................\siggen.root_partition.map.dpi
......\..............\...................\siggen.root_partition.map.hdb
......\..............\...................\siggen.root_partition.map.kpt
......\..............\README
......\siggen.asm.rpt
......\siggen.done
......\siggen.eda.rpt
......\siggen.fit.rpt
......\siggen.fit.smsg
......\siggen.fit.summary
......\siggen.flow.rpt
......\siggen.map.rpt
......\siggen.map.summary
......\siggen.pin
......\siggen.pof
......\siggen.qpf
......\siggen.qsf
......\siggen.sof
......\siggen.sta.rpt
......\siggen.sta.summary
......\siggen.v
......\siggen.v.bak
......\siggen_nativelink_simulation.rpt
......\..mulation\modelsim\gate_work\siggen\verilog.prw
......\..........\........\.........\......\verilog.psm
......\..........\........\.........\......\_primary.dat
......\..........\........\.........\......\_primary.dbs
......\..........\........\.........\......\_primary.vhd
......\..........\........\.........\testbench\verilog.prw
......\..........\........\.........\.........\verilog.psm
......\..........\........\.........\.........\_primary.dat
......\..........\........\.........\.........\_primary.dbs
......\..........\........\.........\.........\_primary.vhd
......\..........\........\.........\_info
    

CodeBus www.codebus.net