Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Viterbi_Verilog Download
  • Category:
  • Com Port
  • Tags:
  • [PDF]
  • File Size:
  • 3.58mb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • sohuren27
 Description: viterbi decoder verilog implementation
 Downloaders recently: [More information of uploader sohuren27]
 To Search:
File list (Check if you may need any files): 
Viterbi_Verilog
...............\BMUwithACSU.v
...............\Control.v
...............\Delay_16_Cycle.v
...............\RAM.v
...............\SMUwithOP.v
...............\SPECIFICATION.doc
...............\SPECIFICATION.pdf
...............\Stack.v
...............\tb_top.v
...............\Top.v
...............\答辩讲义.ppt

CodeBus www.codebus.net