Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: full_add Download
 Description: Full adder, based on the schematic design of the full adder. After timing simulation
 Downloaders recently: [More information of uploader chenzehui123]
 To Search:
File list (Check if you may need any files): 
full_a\cmp_state.ini
......\db\新建文件夹.db_info
......\..\新建文件夹.eco.cdb
......\..\新建文件夹.map.qmsg
......\..\新建文件夹.sld_design_entry.sci
......\full_add.bdf
......\full_add.vwf
......\GG.bdf
......\新建文件夹.qpf
......\新建文件夹.qsf
......\新建文件夹.qws
......\db
full_a

CodeBus www.codebus.net