Description: Using the variable state machine library ieee use ieee.std_logic_1164.all ENTITY fsm2 IS PORT (clock, x: IN BIT z: OUT BIT) END fsm2 ------------------------------------------------- ARCHITECTURE using_wait OF fsm2 IS TYPE state_type IS (s0, s1, s2, s3) BEGIN PROCESS VARIABLE state: state_type: = s0 BEGIN WAIT UNTIL (clock' EVENT AND clock = ' 1 ' ) CASE state IS
To Search:
File list (Check if you may need any files):
新建文本文档.txt
Download