Because cache than main memory small many, to guarantee CPU implementation instruction can correct access storage unit, required will user program in the of logic address conversion for run Shi by machine directly addressing of physical address, this a process called address map, so must using a mechanism will main memory address positioning to cache in the, on constitute has address map, because demand different, also on led has different of address map way, main has directly map, and group phase joint map, and full phase joint map three species address map way

Cache and main memory.doc

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．