Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: BCDadd8 Download
 Description: 8-bit BCD adder, BCD said that 4bit represents a decimal number, range is 0000-0110, verilog code
 Downloaders recently: [More information of uploader czr43]
 To Search:
File list (Check if you may need any files):
8位BCD加法器\BCDadd4.v
............\BCDadd4.v.bak
............\BCDadd8.asm.rpt
............\BCDadd8.done
............\BCDadd8.fit.rpt
............\BCDadd8.fit.smsg
............\BCDadd8.fit.summary
............\BCDadd8.flow.rpt
............\BCDadd8.map.rpt
............\BCDadd8.map.summary
............\BCDadd8.pin
............\BCDadd8.pof
............\BCDadd8.qpf
............\BCDadd8.qsf
............\BCDadd8.qws
............\BCDadd8.sim.rpt
............\BCDadd8.sof
............\BCDadd8.tan.rpt
............\BCDadd8.tan.summary
............\BCDadd8.v
............\BCDadd8.v.bak
............\BCDadd8.vwf
............\carry_lookahead_add4.v
............\db\BCDadd8.asm.qmsg
............\..\BCDadd8.cbx.xml
............\..\BCDadd8.cmp.bpm
............\..\BCDadd8.cmp.cdb
............\..\BCDadd8.cmp.ecobp
............\..\BCDadd8.cmp.hdb
............\..\BCDadd8.cmp.kpt
............\..\BCDadd8.cmp.rdb
............\..\BCDadd8.cmp.tdb
............\..\BCDadd8.cmp0.ddb
............\..\BCDadd8.cmp_merge.kpt
............\..\BCDadd8.db_info
............\..\BCDadd8.eco.cdb
............\..\BCDadd8.eds_overflow
............\..\BCDadd8.fit.qmsg
............\..\BCDadd8.hier_info
............\..\BCDadd8.hif
............\..\BCDadd8.lpc.html
............\..\BCDadd8.lpc.rdb
............\..\BCDadd8.lpc.txt
............\..\BCDadd8.map.bpm
............\..\BCDadd8.map.cdb
............\..\BCDadd8.map.ecobp
............\..\BCDadd8.map.hdb
............\..\BCDadd8.map.kpt
............\..\BCDadd8.map.qmsg
............\..\BCDadd8.map_bb.cdb
............\..\BCDadd8.map_bb.hdb
............\..\BCDadd8.pre_map.cdb
............\..\BCDadd8.pre_map.hdb
............\..\BCDadd8.rpp.qmsg
............\..\BCDadd8.rtlv.hdb
............\..\BCDadd8.rtlv_sg.cdb
............\..\BCDadd8.rtlv_sg_swap.cdb
............\..\BCDadd8.sgate.rvd
............\..\BCDadd8.sgate_sm.rvd
............\..\BCDadd8.sgdiff.cdb
............\..\BCDadd8.sgdiff.hdb
............\..\BCDadd8.sim.cvwf
............\..\BCDadd8.sim.hdb
............\..\BCDadd8.sim.qmsg
............\..\BCDadd8.sim.rdb
............\..\BCDadd8.sld_design_entry.sci
............\..\BCDadd8.sld_design_entry_dsc.sci
............\..\BCDadd8.syn_hier_info
............\..\BCDadd8.tan.qmsg
............\..\BCDadd8.tis_db_list.ddb
............\..\BCDadd8.tmw_info
............\..\BCDadd8_global_asgn_op.abo
............\..\prev_cmp_BCDadd8.asm.qmsg
............\..\prev_cmp_BCDadd8.fit.qmsg
............\..\prev_cmp_BCDadd8.map.qmsg
............\..\prev_cmp_BCDadd8.qmsg
............\..\prev_cmp_BCDadd8.sim.qmsg
............\..\prev_cmp_BCDadd8.tan.qmsg
............\..\wed.wsf
............\incremental_db\compiled_partitions\BCDadd8.root_partition.cmp.atm
............\..............\...................\BCDadd8.root_partition.cmp.dfp
............\..............\...................\BCDadd8.root_partition.cmp.hdbx
............\..............\...................\BCDadd8.root_partition.cmp.kpt
............\..............\...................\BCDadd8.root_partition.cmp.rcf
............\..............\...................\BCDadd8.root_partition.map.atm
............\..............\...................\BCDadd8.root_partition.map.dpi
............\..............\...................\BCDadd8.root_partition.map.hdbx
............\..............\...................\BCDadd8.root_partition.map.kpt
............\..............\README
............\..............\compiled_partitions
............\db
............\incremental_db
8位BCD加法器
    

CodeBus www.codebus.net