Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: source Download
 Description: 16 counter,using verilog HDL
 Downloaders recently: [More information of uploader qixuan621]
 To Search:
File list (Check if you may need any files):
source
......\decimal_counter.v
......\decimal_counter.v.bak
......\display.v
......\display.v.bak
......\display_test.v
......\display_test.v.bak
......\DIV_1ms.v
......\DIV_1ms.v.bak
......\DIV_1S.v
......\DIV_1S.v.bak
......\NIXETUBE.tcl
......\Tester.v.bak
......\top.v
......\top.v.bak
......\TopDownDesign.bdf
......\TopDownDesign.bdf.bak
......\TOP_Tester.v
......\TOP_Tester.v.bak
    

CodeBus www.codebus.net