Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: yiweijicunqi Download
 Description: Serial shift register implementation and conversion, 8-bit shift register, with a further reduction, the number of synchronous set, synchronous clear
 Downloaders recently: [More information of uploader yxiaosky]
 To Search:
File list (Check if you may need any files):
yiweijicunqi.txt
作业1.txt
作业2.txt
作业3.txt
    

CodeBus www.codebus.net