Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Cronometro_DE0 Download
 Description: VHDL for a chronometer implemented into the DE0 board of terasic.
 Downloaders recently: [More information of uploader joao.aguiar]
 To Search:
File list (Check if you may need any files): 
cronometro.sof
cronometro.vhd
tb_cronometro.vhd

CodeBus www.codebus.net