Description: With the Verilog hardware description language driven SDRAM, can be realized within the complete source code, and there is the phenomenon described
To Search:
File list (Check if you may need any files):
SDRAM_TEST
..........\SDRAM_CONTROL
..........\.............\Sdram_Control_4Port
..........\.............\...................\command.v
..........\.............\...................\control_interface.v
..........\.............\...................\Sdram_Control_4Port.v
..........\.............\...................\Sdram_Params.h
..........\.............\...................\Sdram_PLL.ppf
..........\.............\...................\Sdram_PLL.v
..........\.............\...................\Sdram_RD_FIFO.v
..........\.............\...................\Sdram_WR_FIFO.v
..........\.............\...................\sdr_data_path.v
..........\新建 Text File Type.txt
Download