Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sclock Download
 Description: Verilog implementation of a stopwatch program
 Downloaders recently: [More information of uploader yamaplovejin]
 To Search:
File list (Check if you may need any files):
秒表\.sopc_builder\filters.xml
....\db\add_sub_5nh.tdf
....\..\add_sub_6nh.tdf
....\..\add_sub_8eh.tdf
....\..\add_sub_anh.tdf
....\..\add_sub_hch.tdf
....\..\add_sub_plh.tdf
....\..\add_sub_soh.tdf
....\..\prev_cmp_sclock_01.asm.qmsg
....\..\prev_cmp_sclock_01.drc.qmsg
....\..\prev_cmp_sclock_01.fit.qmsg
....\..\prev_cmp_sclock_01.map.qmsg
....\..\prev_cmp_sclock_01.qmsg
....\..\prev_cmp_sclock_01.tan.qmsg
....\..\sclock_01.db_info
....\..\sclock_01.eco.cdb
....\..\sclock_01.sld_design_entry.sci
....\incremental_db\compiled_partitions\sclock_01.root_partition.map.kpt
....\..............\README
....\sclock_01.asm.rpt
....\sclock_01.cdf
....\sclock_01.done
....\sclock_01.dpf
....\sclock_01.drc.rpt
....\sclock_01.fit.rpt
....\sclock_01.fit.summary
....\sclock_01.flow.rpt
....\sclock_01.map.rpt
....\sclock_01.map.smsg
....\sclock_01.map.summary
....\sclock_01.pin
....\sclock_01.pof
....\sclock_01.qpf
....\sclock_01.qsf
....\sclock_01.qws
....\sclock_01.sof
....\sclock_01.tan.rpt
....\sclock_01.tan.summary
....\sclock_01.v
....\sclock_01.v.bak
....\sclock_01_assignment_defaults.qdf
....\sclock_02.v
....\sclock_02.v.bak
....\sclock_03.v
....\sclock_03.v.bak
....\sopc_builder_log.txt
....\waveperl.log
....\incremental_db\compiled_partitions
....\.sopc_builder
....\db
....\incremental_db
秒表
    

CodeBus www.codebus.net