Title:
design-a-clk-system-by-verilogHDL
Download
Description: Verilog language to describe the use of a tune, time, alarm clock, timer and other functions of the clock system
To Search:
File list (Check if you may need any files):
verilog_多功能数字钟.txt.txt
