Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Shift_reg Download
 Description: a simple shift register example，write with verilog HDL
 Downloaders recently: [More information of uploader 1134396797]
 To Search:
File list (Check if you may need any files): 
Shift_reg
.........\7-zip_9.25Alpha.exe
.........\shift_reg.v

CodeBus www.codebus.net