Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: 基于FPGA的DDS信号发生器，实现简单的余弦信号输出
 Downloaders recently: [More information of uploader 326065140]
 To Search:
File list (Check if you may need any files): 
程序代码\dac.v
........\ROM_MIF.C
........\SIN.MIF
........\transcript
程序代码

CodeBus www.codebus.net