Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jiafa Download
 Description: Based on the words of the QUTER VHDL adder design
 Downloaders recently: [More information of uploader shenlinayezi]
 To Search:
File list (Check if you may need any files):
jiafa\cmp_state.ini
.....\db\jiafa.asm.qmsg
.....\..\jiafa.cbx.xml
.....\..\jiafa.cmp.cdb
.....\..\jiafa.cmp.hdb
.....\..\jiafa.cmp.rdb
.....\..\jiafa.cmp.tdb
.....\..\jiafa.cmp0.ddb
.....\..\jiafa.db_info
.....\..\jiafa.eco.cdb
.....\..\jiafa.eds_overflow
.....\..\jiafa.fit.qmsg
.....\..\jiafa.fnsim.hdb
.....\..\jiafa.hier_info
.....\..\jiafa.hif
.....\..\jiafa.map.cdb
.....\..\jiafa.map.hdb
.....\..\jiafa.map.qmsg
.....\..\jiafa.pre_map.cdb
.....\..\jiafa.pre_map.hdb
.....\..\jiafa.psp
.....\..\jiafa.rtlv.hdb
.....\..\jiafa.rtlv_sg.cdb
.....\..\jiafa.rtlv_sg_swap.cdb
.....\..\jiafa.sgdiff.cdb
.....\..\jiafa.sgdiff.hdb
.....\..\jiafa.signalprobe.cdb
.....\..\jiafa.sim.hdb
.....\..\jiafa.sim.qmsg
.....\..\jiafa.sim.rdb
.....\..\jiafa.sim.vwf
.....\..\jiafa.sld_design_entry.sci
.....\..\jiafa.sld_design_entry_dsc.sci
.....\..\jiafa.syn_hier_info
.....\..\jiafa.tan.qmsg
.....\..\jiafa_cmp.qrpt
.....\..\jiafa_sim.qrpt
.....\jiafa.asm.rpt
.....\jiafa.bdf
.....\jiafa.done
.....\jiafa.fit.eqn
.....\jiafa.fit.rpt
.....\jiafa.fit.summary
.....\jiafa.flow.rpt
.....\jiafa.map.eqn
.....\jiafa.map.rpt
.....\jiafa.map.summary
.....\jiafa.pin
.....\jiafa.pof
.....\jiafa.qpf
.....\jiafa.qsf
.....\jiafa.qws
.....\jiafa.sim.rpt
.....\jiafa.tan.rpt
.....\jiafa.tan.summary
.....\jiafa.vwf
.....\db
jiafa
    

CodeBus www.codebus.net