Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sy5 Download
 Description: LIBRARY IEEE USE IEEE.STD_LOGIC_1164.ALL ENTITY ADCINT IS PORT(D : IN STD_LOGIC_VECTOR(7 DOWNTO 0) --来自0809转换好的8位数据 CLK : IN STD_LOGIC --状态机工作时钟 EOC : IN STD_LOGIC --转换状态指示,低电平表示正在转换 ALE : OUT STD_LOGIC --8个模拟信号通道地址锁存信号 START : OUT STD_LOGIC
 Downloaders recently: [More information of uploader 617387751]
 To Search:
File list (Check if you may need any files):
ADC0809.txt
移位寄存器.txt
    

CodeBus www.codebus.net