Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CPU-project Download
 Description: Hardware experiment,design a CPU with the command following:SUB,OR, AND, MOV, MVI, STA, LDA, JZ, JMP,clear, and so on.There is a disigning report in it.
 Downloaders recently: [More information of uploader wslkonan]
 To Search:
File list (Check if you may need any files):
CPU project\ALU.vhd
...........\clock.vhd
...........\CPU.vhd
...........\CPU设计报告.doc
...........\ctrl.vhd
...........\getir.vhd
...........\mem.vhd
CPU project
    

CodeBus www.codebus.net