Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: eda6 Download
 Description: Altera s MAX+plus II tools software, using Verilog HDL text input method to design8 binary addition and subtraction counter, generating element symbol
 Downloaders recently: [More information of uploader a20138051]
 To Search:
File list (Check if you may need any files):
eda6\LIB.DLS
....\U5052563.DLS
....\updowncnt8.acf
....\updowncnt8.fit
....\updowncnt8.hif
....\updowncnt8.mmf
....\updowncnt8.ndb
....\updowncnt8.pin
....\updowncnt8.pof
....\updowncnt8.rpt
....\updowncnt8.scf
....\updowncnt8.snf
....\updowncnt8.sym
....\updowncnt8.v
eda6
    

CodeBus www.codebus.net