Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: rxstat_widen Download
 Description: takes a double-data-rate PCIe PHY interface and expands it to a double-wide single data rate interface for easier debugging
 Downloaders recently: [More information of uploader andrew-pudn]
 To Search:
File list (Check if you may need any files): 
rxstat_widen.vhd

CodeBus www.codebus.net