Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: descr_20 Download
 Description: Completion of the 20 pseudo-random sequence of parallel data decoding, with part of the scrambling code, and to improve the SNR of the digital channel. Through integrated simulation, and run specific projects, and did not find any shortcomings.
 Downloaders recently: [More information of uploader 1297094582]
 To Search:
File list (Check if you may need any files):
descr_20.v
    

CodeBus www.codebus.net