Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FloatingPoint-Adder Download
 Description: Implementation of 32-bits Floating Point Adder, based on IEEE 754 Standard
 Downloaders recently: [More information of uploader ab.soheil]
 To Search:
File list (Check if you may need any files): 
FloatingPoint Adder.v

CodeBus www.codebus.net