Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: mode1_master Download
 Description: UART0 mode, a host program TX0 line for the P0.0, the RX0 line for P0.1 obtained, TX0 as using T2 generation source for the baud rate, RX0 uses T1 for baud rate generator source
 Downloaders recently: [More information of uploader m15136126450]
 To Search:
File list (Check if you may need any files):
mode1_master.c
    

CodeBus www.codebus.net