Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ra3_lib Download
 Description: serial FIR filter with 2048 tap. Clock runs 4048 times faster than sampling frequency to finish FIR filter calculations before the next sample. Filter coefficients can be loaded in ROM as .hex file. Suitable for room reverberation and high order filters. Open with mentor graphics HDS or use auto generated .vhd files
 Downloaders recently: [More information of uploader abd.alsh]
 To Search:
File list (Check if you may need any files):
ra3_lib\hdl\accumulator_a.vhd
.......\...\accumulator_a.vhd.bak
.......\...\accumulator_arc.vhd.bak
.......\...\accumulator_arch.vhd.bak
.......\...\ad7862.vhd
.......\...\alt_vipcts111_common_ram_fifo.vhd.rlnk
.......\...\altera_mf_components.vhd
.......\...\arch_1.vhd.bak
.......\...\clk_gen_arch.vhd.bak
.......\...\coeff_RAM.vhd
.......\...\coeff_RAM.vhd.bak
.......\...\coeff_ram_2.vhd
.......\...\control_a.vhd
.......\...\control_arch.vhd
.......\...\control_arch.vhd.bak
.......\...\control_arch_1.vhd.bak
.......\...\control_archetecture.vhd.bak
.......\...\control_entity.vhd
.......\...\control_fsm.vhd
.......\...\control_fsm.vhd.bak
.......\...\counter1.vhd.rlnk
.......\...\dataRAM3.vhd
.......\...\dataRAM3.vhd.bak
.......\...\fifo1.vhd
.......\...\fifo1.vhd.bak
.......\...\fifo1_tb_tb_rtl.vhd
.......\...\fifo1_tb_tb_rtl.vhd.bak
.......\...\fifo1_tester_rtl.vhd
.......\...\fifo2.vhd.rlnk
.......\...\layout.vhd
.......\...\layout_inst.vhd
.......\...\layout_syn.v
.......\...\layout_wave0.vhd
.......\...\mac.vhd
.......\...\mac.vhd.bak
.......\...\mac_struct.vhd
.......\...\mac2.vhd.rlnk
.......\...\mac2_inst.vhd
.......\...\mac2_inst.vhd.bak
.......\...\mac2_inst.vhd.rlnk
.......\...\mac2_syn.v.rlnk
.......\...\shiftreg.vhd
.......\...\shiftreg.vhd.bak
.......\...\TOP.bdf
.......\...\top_struct.vhd
.......\...\top_struct.vhd.bak
.......\...\top_tb_struct.vhd
.......\...\top_tester_struct.vhd
.......\..s\.cache.dat
.......\...\.hdlsidedata\_coeff_ram_2.vhd._fpf
.......\...\............\_counter1.vhd.rlnk._fpf
.......\...\............\_fifo1_tb_tb_rtl.vhd._fpf
.......\...\............\_shiftreg.vhd._fpf
.......\...\............\fifo1_tb_tb_rtl.vhd.info\Synthesis\Constraints\fifo1_tb.ctr
.......\...\............\........................\.........\...........\fifo1_tb.sdc
.......\...\.xrf\control_fsm.xrf
.......\...\....\mac_struct.xrf
.......\...\....\top_struct.xrf
.......\...\....\top_tb_struct.xrf
.......\...\....\top_tester_struct.xrf
.......\...\_accumulator._epf
.......\...\_coeff_ram_2._epf
.......\...\_control._epf
.......\...\_mac._epf
.......\...\_shiftreg._epf
.......\...\_top._epf
.......\...\_top_tb._epf
.......\...\_top_tester._epf
.......\...\accumulator\interface
.......\...\control\flow.fc.bak
.......\...\.......\fsm.sm
.......\...\.......\fsm.sm.bak
.......\...\.......\symbol.sb
.......\...\.......\symbol.sb.bak
.......\...\mac\interface
.......\...\...\struct.bd
.......\...\...\struct.bd.bak
.......\...\top\struct.bd
.......\...\...\struct.bd.bak
.......\...\...\symbol.sb
.......\...\..._tb\struct.bd
.......\...\......\struct.bd.bak
.......\...\......\symbol.sb
.......\...\......\symbol.sb.bak
.......\...\.....ester\interface
.......\...\..........\struct.bd
.......\...\..........\struct.bd.bak
.......\work\@_opt\_deps
.......\....\.....\vopt0crr95
.......\....\.....\vopt1haqzg
.......\....\.....\vopt1wqabv
.......\....\.....\vopt2at9ja
.......\....\.....\vopt2b36ew
.......\....\.....\vopt2jdwxg
.......\....\.....\vopt3dmked
.......\....\.....\vopt3hbb0g
.......\....\.....\vopt4ia79w
.......\....\.....\vopt510jzg
.......\....\.....\vopt533sxg
.......\....\.....\vopt56kn20
    

CodeBus www.codebus.net