Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Frequency-meter-design.docx Download
 Description: P1 or port P3, resulting in a party wave signal, a frequency of 1000Hz LCD displays frequency and cycle 2 output signal input for the frequency of the signal input to another port, to measure frequency, period and pulse width of this square wave signal, and another parameter value of the LCD will be displayed. 3 Set a function key, the lock can signal value on the LCD
 Downloaders recently: [More information of uploader gouruoying]
 To Search:
File list (Check if you may need any files):
基于单片CPU的LED显示频率计设计.docx.gzip.docx
    

CodeBus www.codebus.net