Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: myfft64_final Download
 Description: By calling the quartus ii macro module, optimize the source code.so,we can save the time to optimize the source code by yourself.This code is base-2 of FFT algorithm,a simple algorithm to relize by VHDL.
 Downloaders recently: [More information of uploader cxm7758]
 To Search:
File list (Check if you may need any files):
myfft64_final\butterfly.vhd
.............\butterfly.vhd.bak
.............\ccmul.vhd
.............\ccmul.vhd.bak
.............\db\add_sub_9bg.tdf
.............\..\add_sub_ieg.tdf
.............\..\altsyncram_03b1.tdf
.............\..\altsyncram_0vf1.tdf
.............\..\altsyncram_14b1.tdf
.............\..\altsyncram_3pi1.tdf
.............\..\altsyncram_4ma1.tdf
.............\..\altsyncram_4u81.tdf
.............\..\altsyncram_51b1.tdf
.............\..\altsyncram_5ra1.tdf
.............\..\altsyncram_92g1.tdf
.............\..\altsyncram_96b1.tdf
.............\..\altsyncram_a7b1.tdf
.............\..\altsyncram_aaa1.tdf
.............\..\altsyncram_dpa1.tdf
.............\..\altsyncram_gaa1.tdf
.............\..\altsyncram_mta1.tdf
.............\..\altsyncram_qhh2.tdf
.............\..\altsyncram_sna1.tdf
.............\..\altsyncram_sta1.tdf
.............\..\altsyncram_ut81.tdf
.............\..\altsyncram_v0b1.tdf
.............\..\logic_util_heursitic.dat
.............\..\mult_91n.tdf
.............\..\mult_i4n.tdf
.............\..\mux_1sc.tdf
.............\..\mux_aqc.tdf
.............\..\mux_cqc.tdf
.............\..\mux_ioc.tdf
.............\..\mux_jtc.tdf
.............\..\mux_ooc.tdf
.............\..\mux_rrc.tdf
.............\..\myfft64.ae.hdb
.............\..\myfft64.asm.qmsg
.............\..\myfft64.asm.rdb
.............\..\myfft64.asm_labs.ddb
.............\..\myfft64.atom.rvd
.............\..\myfft64.atom_map.rvd
.............\..\myfft64.cbx.xml
.............\..\myfft64.cmp.bpm
.............\..\myfft64.cmp.cbp
.............\..\myfft64.cmp.cdb
.............\..\myfft64.cmp.ecobp
.............\..\myfft64.cmp.hdb
.............\..\myfft64.cmp.kpt
.............\..\myfft64.cmp.logdb
.............\..\myfft64.cmp.rdb
.............\..\myfft64.cmp.tdb
.............\..\myfft64.cmp0.ddb
.............\..\myfft64.cmp2.ddb
.............\..\myfft64.cmp_merge.kpt
.............\..\myfft64.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
.............\..\myfft64.cuda_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
.............\..\myfft64.db_info
.............\..\myfft64.eco.cdb
.............\..\myfft64.eda.qmsg
.............\..\myfft64.eds_overflow
.............\..\myfft64.fit.qmsg
.............\..\myfft64.fnsim.cdb
.............\..\myfft64.fnsim.hdb
.............\..\myfft64.fnsim.qmsg
.............\..\myfft64.hier_info
.............\..\myfft64.hif
.............\..\myfft64.lfp.cdb
.............\..\myfft64.lpc.html
.............\..\myfft64.lpc.rdb
.............\..\myfft64.lpc.txt
.............\..\myfft64.map.bpm
.............\..\myfft64.map.cdb
.............\..\myfft64.map.ecobp
.............\..\myfft64.map.hdb
.............\..\myfft64.map.kpt
.............\..\myfft64.map.logdb
.............\..\myfft64.map.qmsg
.............\..\myfft64.map_bb.cdb
.............\..\myfft64.map_bb.hdb
.............\..\myfft64.map_bb.logdb
.............\..\myfft64.mif_update.qmsg
.............\..\myfft64.pre_map.cdb
.............\..\myfft64.pre_map.hdb
.............\..\myfft64.rpp.qmsg
.............\..\myfft64.rtlv.hdb
.............\..\myfft64.rtlv_sg.cdb
.............\..\myfft64.rtlv_sg_swap.cdb
.............\..\myfft64.sgate.rvd
.............\..\myfft64.sgate_sm.rvd
.............\..\myfft64.sgdiff.cdb
.............\..\myfft64.sgdiff.hdb
.............\..\myfft64.sim.cvwf
.............\..\myfft64.sim.qmsg
.............\..\myfft64.sim.rdb
.............\..\myfft64.simfam
.............\..\myfft64.sld_design_entry.sci
.............\..\myfft64.sld_design_entry_dsc.sci
.............\..\myfft64.smart_action.txt
.............\..\myfft64.sta.qmsg
    

CodeBus www.codebus.net